RISCV RISCV
Home Home
  • RISC-V Specifications
ISA
    • The "Xhctx" Hart-Context Extension
      • Copyright and license information
      • Contributors
      • Introduction and Motivation
      • The Xhctx Hart Model
      • Control and Status Registers
      • Event Fabric and Routing
      • Software-Sourced Events
      • Priority and Preemption
      • Context (Hart) Lifecycle
      • Exception Delivery
      • Programmer’s Model
      • RV32E ISA Compatibility
      • Reference Microarchitecture
      • Debug Support
      • Open Issues
      • Rationale and Comparison with Prior Art
      • Bibliography
Report a Problem GitHub Project
  • RISC-V Specifications
  • The "Xhctx" Hart-Context Extension
RISCV

The "Xhctx" Hart-Context Extension

Version v0.05-dec93bc, 2026-09-11: Draft and Development

This document is in the Draft and Development state

Assume everything is subject to change. At this stage, ideas, structures, and content are still evolving. Feedback and iteration are encouraged as nothing is final, and adjustments may be frequent.

Copyright and license information
riscv.org Technical Hub Code of Conduct Privacy Policy Join RISC-V

Copyright © RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International.